



BLBD Block Diagram

PCB STACK UP


LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : GND
LAYER 5 : VCC
LAYER 6 : IN2
LAYER 7 : GND
LAYER 8 : BOT




Sandy Bridge Processor (DMI, PEG, FDI)




Sandy Bridge Processor (CLK,MISC,JTAG)



Thermal Trip




Level Shift <CPU>




S3 Power Reduction


C3A 1118 (討論結果:保留S3)




FDI Disabling (Discrete Only)
[CPU]




DP & PEG Compensation




Processor pull-up



CPU_FAN_CTRL<THC/THV>



CPU Thermal sensor / MB Local TEMP







Rset(Kohm)=0.0012T*-0.9308T+96.147, Shut down on 86degrees
Hysteresis is 30C

C3A 1116 mail 1018 for cost down Q5

Sandy Bridge Processor (DDR3)

03






Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)


05



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



Quanta Computer Inc.
PROJECT : BLBD


Size Document Number
Sandy Bridge 4/4
Rev 1A

Date: Monday, November 22, 2010 Sheet 5 of 42

(30mils.




PCH JTAG Debug (CLG)




PCH Dual SPI (CLG)


MX25L3205DM2I-12G: AKE39FP0Z00
W25X32VSSIG: AKE39ZP0N00
Socket: DG008000031



PCH2 (CLG)



Cougar Point (HDA,JTAG,SATA)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low, leave as No Connect									
GNT3#/GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up										
GNT1#/GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
SATA1GP/GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
GNT2#/GPIO53	ES1 Strap (Server Only)	PWROK	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Default (weak pull-up 20K) 1 = Override										
DF_TV5	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)										
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Default. Support by 1.8V 1 = Support by 1.5V										
GPIO15	TLS Confidentiality	RSMRST	0 = Default. TLS No Confidentiality 1 = TLS Confidentiality										
L_DDC_DATA	LVDS Detected	PWROK	0 = Default. Not Detected 1 = Detected	1 = PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default. Not Detected 1 = Detected	1 = PU to 3V									
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
DDPD_CTRLDATA	Port C Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
DSWVRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable										
SATA2GP/GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
SATA3GP/GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									


Check List 1.0 :
Needs to be pulled High for Huron River platform.




Quanta Computer Inc.
PROJECT :BLBD

Size	Document Number	Rev
	Cougar Point 2/6	1
Date:	Monday, November 22, 2010	Sheet 7 of 42



Cougar Point-M (PCI,USB,NVRAM)




PLTRST#(CLG)




PCI/USBOC# Pull-up(CLG)



CLK_REQ/Strap Pin(CLG)



SMBus/Pull-up(CLG)



cost down the isolate parts
EC does not read SMBUS of PCH 0928 mail


Quanta Computer Inc.

PROJECT : BLBD


Size
Document Number
Cou

Size	Document Number	Rev
	Cougar Point 3/6	1A

Cougar Point (GPIO,VSS_NCTF,RSVD)




GPIO Pull-up/Pull-down(CLG)



BOARD ID SETTING

Board ID	ID1	ID2	ID3	ID4	ID6	ID7	ID9
UMA SKU	H						
VGA SKU	L						
W/O 3G		H					
W/ 3G		L					
W/O LED KB			H				
W/ LED KB			L				
14"				H			
15"				L			
W/ MDC				H			
W/O MDC				L			
W/ HDMI					H		
W/O HDMI					L		
USB3.0							H
USB2.0							L

B1A 1014




Quanta Computer Inc.


PROJECT : BLBD

Size Document Number
Cougar Point 4/6
Date: Monday, November 22, 2010 Sheet 9 of 42 Rev 1A



COUGAR POINT (POWER)



Cougar Point-M (POWER)



IBEX PEAK-M (GND)




Quanta Computer Inc.


PROJECT : BLBD

Size	Document Number	Rev
	Cougar Point 6/6	1A
Date	Monday, November 22, 2010	Sheet 11 of 42


H=4




Place these Caps near So-Dimm0.



VREF_DQ/ (M1)



S3 Power Reduction




Quanta Computer Inc.
PROJECT : BLBD


15-V

PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD >2.2A

~ 500mA




1600mA




+1.05V_GFX






















GPU3500A
fcbga973-mvda-n11p-es-a1
COMMON







PCI EXPRESS



12-16 mils width



power up sequence



Quanta Computer Inc.
PROJECT : BLBD
Size Document Number
N12x-Fermi PCIe
Date: Monday, November 22, 2010 Sheet 14 of 42 Rev 1A

WWW.AliSaler.Com




3

3

3

3

17-V



STUFF PDs on XTALSSIN and
XTALOUTBUFF WHEN EXT_SS
IS NOT
USED



Quanta Computer Inc.


PROJECT : BLBD

N12x-Fermi (DISPLAY)


Size	Document Number N12x-Fermi (DISPLAY)			R
Date:	Monday, November 22, 2010	Sheet	16 of 42	

WWW.AliSaler.Com


19-V




PLACE UNDER BALLS




PLACE NEAR BALLS



CHANNEL A: 256MB/512MB DDR3



CHANNEL B: 256MB/512MB DDR3




VGA HDMI


HDMI-passive level shift <HMP/HMG>

HDMI Interface

Angelo 0921




HDMI HPD









HDMI DDC


Port B Enable





Close to HDMI CONN




Panel backlight control <LDS>




CCD <CCD>




HALL SENSOR&BACK LIGHT SWITCH <HSR>




LCD Panel Module <LDS>





0.3A (20mils)




LCD POWER SWITCH <LDS>






CRT <CRT>




<DPP>






MINI Card Slot#1 <MNW>
(WiFi)MINI Card Slot#2 <MNT>
3G

SIM CARD board to board <MNT>




3G CONN <MNT>








SATA HDD




EMI






27




3 IN 1 CARD READER




AL005128001 IC CTRL(24P) RTS5128-GRT(QFN)

3 IN 1 CARD READER




INT Keyboard

B1A 1014



TP board


(20mils)



Bluetooth




USB board

Power board




NUT

HOLE




LED

AC-IN




B1A 1015

POWER




RF LED




B1A 1015

HDD/ODD




B1A 1015

BATTERY




CARDREADER




B1A 1015

ESD Protect

FOR POWER LED




FOR BATTERY LED



FOR HDD/RF LED




FOR CARDREADER LED





Quanta Computer Inc.

PROJECT : BLBD

BLANK

		Quanta Computer Inc.	
		PROJECT : BLBD	
Size	Document Number		Rev
	NVRAM Connector		1A
Date:	Monday, November 22, 2010		Sheet 32 of 42






f : 500k Hz
ESR : 17mΩ
Total capacitor : 342uF
(Peak 10.171A, AVG 7.121A
OCP:11.65A

```
f : 400k Hz
ESR : 17mΩ
Total capacitor : 370 uF
(Peak 8.421A , AVG 5.895A)
OCP:10.25A
```

B1A 1015 Del PJP9

B1A 1015 Del PJP7





Quanta Computer Inc.


PROJECT : BLBD





Size	Document Number	Rev
	DDR 1.5V(RT8207LGQW)	1A
Date:	Monday, November 22, 2010	Sheet 35 of 42






		Quanta Computer Inc. PROJECT : BLBD	
Size	Document Number	Rev	
	+VTT +A.05V(UP1522RQDD)	1A	
Date:	Monday, November 22, 2010	Sheet	36 of 42












Model		REV	CHANGE LIST				MODEL		BLBD	
							PAGE	FROM	To	
BLBD MB	1A	PAGE 2: Del R19 0 ohm					1	1A		
		PAGE 2: ADD R599 0 ohm, TP81,TP82,TP83,TP84,TP85,TP86,TP87					2	1A		
		PAGE 2: STUFF R385,R394,Q28,C601,R387. NC R386					3	1A		
		PAGE 4: DEL C430, R37, R23, Add C477,C478,C479,C480,C740,C741,C742,C743,C744,C745,C746,R602,R603,R598, Stuff R21					4	1A		
		PAGE 5: ADD TP89, TP1					5	1A		
		PAGE 6: DEL R293, R503, NC R52, ADDR294					6	1A		
		PAGE 8: ADD C750, C751, R601, STUFF R501, NC Q14, Q15					7	1A		
		PAGE 9: DEL R253; R534 CHANGE TO PD					8	1A		
		PAGE 9: CHANGE Board ID9 strap Function name					9	1A		
		PAGE 10: ADD R604					10	1A		
		PAGE 17: CHANGE GPU MULTI level strap select					11	1A		
		PAGE 17: MODIFY GPU STRAP 1 SETTING					12	1A		
		PAGE 22: CHANGE LVDS CN1 FOOTPRINT					13	1A		
		PAGE 23: MINI CARD NC R99, DEL R184					14	1A		
		PAGE 23: ADD Q94,R920 BUT NC, ADD R921 AND MOUNT					15	1A		
		PAGE 25: DEL R68, R49					16	1A		
		PAGE 25: MOUNT C502, C1, C2					17	1A		
		PAGE 26: DEL R368, R369					18	1A		
		PAGE 26: ADD C953 BUT NC					19	1A		
		PAGE 26: ADD C759,C732,C733,C734					20	1A		
		PAGE 27: CHANGE ADOGND TO GND					21	1A		
		PAGE 27: ADD R342 BUT NC					22	1A		
		PAGE 27: NC C735					23	1A		
		PAGE 28: DEL R579, ADD C758					24	1A		
		PAGE 28: ADD R579, R600 PULL 3ND_MBCLK,3ND_MBDATA, NC R197					25	1A		
		PAGE 28: ADD SKU_STRAP1,SKU_STRAP2,SKU_STRAP3					26	1A		
		PAGE 28: CHANGE NET NAME FOR GFX_VCORE_PG TO GFX_V18_PG					27	1A		
		PAGE 31: LED1,LED4,LED5,LED6 change symbol and Foot-print					28	1A		
		PAGE 33: MOUNT PR5,PC2,PC51, ADD PU12 BUT NC					29	1A		
		PAGE 34: CHANGE PU4 TO PM6886					30	1A		
		PAGE 34: NC PR100,PR114,PR208,PR77,PR78, DEL PJP7					31	1A		
		PAGE 35: NC PR159, DEL PJP1,PJP2					32	1A		
		PAGE 36: CHANGE +VTT/+1.05V SCHEMATIC, CHANGE PU11 TO RT8240					33	1A		
		PAGE 37: DEL PJP6					34	1A		
		PAGE 40: DEL PJP8,PJP11, ADD PR91, NC PQ40					35	1A		
		PAGE 28: ADD Q3502					36	1A		
		PAGE 3: Add S3 Power reduction componet R489					37	2A		
		PAGE 31: Delete Card Reader LED componet Q16					38	2A		
		PAGE 31: Add Card Reader LED componet Q3052					39	2A		
		PAGE 8: Add USB_BUS_SW2/3 0 ohm R596,R597					40	2A		
		PAGE 10: Add +VCCAFDI_VRM PD Cap C381					41	2A		
		PAGE 17: Add 15K strap3/4 for GPU R3518,R3534					42	2A		
		PAGE 24: Add common choke for USB EMI solution L73					43	2A		
		PAGE 24: Reserve resistor for USB EMI solution RP24					44	2A		
		PAGE 25: Add ODD Zero power diischarge R614					45	2A		
		PAGE 25: Reserve ODD Zero power diischarge C577					46	2A		
		PAGE 26: Change Value for LAN 51@ to 52@, C95,C96,C100,C102,RN3,RN4					47	2A		
		PAGE 27: Change Card Reader controller U22 source					48	2A		
		PAGE 29: Change MS Strap Power name +3V_PCU to +3VPCU					49	2A		
		PAGE 36: 1.Add PR233 0 ohm PD form Pin7, NC PR230,PR232					50	2A		
		PAGE 38: Change PR155 3.09K to 3.16K, PR159 1.37K to 1.47K, mount PR29,PC19								
		PAGE 38: Change PQ26,PQ27,PQ23,PQ25 RMW200N03FUBTB to TPCA8065-H								
		PAGE 40: Change PR181 to 10K								
		PAGE 40: Change PR181 to 10K,Reserve PR92 100K ,Reserve +1.05 part all material, Reserve PR180 10K								
		PAGE 40: Voltage Setting for N12P-GV								
		PAGE 2: Add R118 R413, reserve R104,R105,Q5 for cost down Q5								
DOC NO. 204		PROJECT MODEL :	BLBD	APPROVED BY:	Angelo Su	DATE:	2010/10/01	 Quanta Computer Inc. PROJECT : BLBD Change list Date: Monday, November 22, 2010 Sheet 42 of 42		
		PART NUMBER:		DRAWING BY:	Angelo Su	REVISION:	1A			